mirror of
https://github.com/Zenithsiz/ftmemsim-valgrind.git
synced 2026-02-04 02:18:37 +00:00
amd64: S and NS after LOGICQ (per comments from Eyal Soha on the dev list) S after SHLQ NZ after SHLL x86: NZ after SHRL Z after SHLL I would have liked to have added the inverse conditions in all cases (eg, both S and NS, or both Z and NZ), but finding use cases for some of these is almost impossible, hence they are sometimes omitted. All of the added cases have been tested.