zenithsiz/ftmemsim-valgrind
1
0
Fork 0
mirror of https://github.com/Zenithsiz/ftmemsim-valgrind.git synced 2026-02-14 14:58:07 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
4,001 Commits 1 Branch 0 Tags
b828d84587d309d4e958f0c90ecb8a80b3e28bc6
Commit Graph

7 Commits

Author SHA1 Message Date
Julian Seward
f306ed7f00 The absolute bare minimum changes needed to make it work on an 
integer-only PPC processor (PPC440GX).



git-svn-id: svn://svn.valgrind.org/valgrind/trunk@5110
 2005-11-13 01:59:22 +00:00
Julian Seward
77a40e2556 Hook the ppc32 stuff up to the revised CPU detection machinery, and 
add a bunch of code to detect what the cpu can do at startup by
catching SIGILLs.  Shame PPC doesn't offer any sane mechanism for
finding out what instruction subsets the CPU is capable of (a la
x86/amd64 cpuid).



git-svn-id: svn://svn.valgrind.org/valgrind/trunk@5108
 2005-11-13 00:30:22 +00:00
Cerion Armour-Brown
4d0a44c474 Comments from Greg Parker re ppc ABI conventions. 
git-svn-id: svn://svn.valgrind.org/valgrind/trunk@5077
 2005-11-11 01:00:36 +00:00
Cerion Armour-Brown
3acbecc3c6 Save/Restore condition register, and VRSAVE register in core dispatch loop. 
Cleaned up stack according to common abi constraints.




git-svn-id: svn://svn.valgrind.org/valgrind/trunk@5055
 2005-11-09 14:13:08 +00:00
Cerion Armour-Brown
207b24c793 store & load callee-saved floating-point and vector registers in core dispatch loop. 
git-svn-id: svn://svn.valgrind.org/valgrind/trunk@5047
 2005-11-08 22:03:07 +00:00
Julian Seward
073c102b95 Use standard syntax for the rlwinm. 
git-svn-id: svn://svn.valgrind.org/valgrind/trunk@4946
 2005-10-19 10:14:19 +00:00
Nicholas Nethercote
4ef4aabbd0 Make the dispatch files platform-specific, not just arch-specific, 
as requested by Greg Parker.  (The ppc32/Darwin dispatch loop is
different to the ppc32/Linux one, for example.)



git-svn-id: svn://svn.valgrind.org/valgrind/trunk@4843
 2005-10-02 14:48:09 +00:00