zenithsiz/ftmemsim-valgrind
1
0
Fork 0
mirror of https://github.com/Zenithsiz/ftmemsim-valgrind.git synced 2026-02-12 14:20:04 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Extend applicability of register preferencing scheme.

Browse Source 
This all needs to be re-considered properly.


git-svn-id: svn://svn.valgrind.org/vex/trunk@456
This commit is contained in:
Julian Seward
2004-10-29 01:29:26 +00:00
parent 049d36769c
commit c4718436f2
1 changed files with 15 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
VEX/priv/host-generic/reg_alloc.c
View File

@@ -877,11 +877,24 @@ HInstrArray* doRegisterAllocation (
so, bag it. NOTE, we could improve this by selecting an
rreg for which the next live-range event is as far ahead
as possible. */
k_suboptimal = -1;
for (k = 0; k < n_state; k++) {
if (state[k].disp == Free
&& hregClass(state[k].rreg) == hregClass(vreg))
if (state[k].disp != Free
|| hregClass(state[k].rreg) != hregClass(vreg))
continue;
if (state[k].has_hlrs) {
/* Well, at least we can use k_suboptimal if we really
have to. Keep on looking for a better candidate. */
k_suboptimal = k;
} else {
/* Found a preferable reg. Use it. */
k_suboptimal = -1;
break;
}
}
if (k_suboptimal >= 0)
k = k_suboptimal;
if (k < n_state) {
state[k].disp = Bound;
state[k].vreg = vreg;