zenithsiz/ftmemsim-valgrind
1
0
Fork 0
mirror of https://github.com/Zenithsiz/ftmemsim-valgrind.git synced 2026-02-12 22:24:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Front end bug: bad arg order for MuxOX of srw

Browse Source 
git-svn-id: svn://svn.valgrind.org/vex/trunk@990
This commit is contained in:
Cerion Armour-Brown
2005-03-01 09:32:01 +00:00
parent 4e5d7bb489
commit ac072bbc0b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
VEX/priv/guest-ppc32/toIR.c
View File

@@ -2838,7 +2838,7 @@ static Bool dis_int_shift ( UInt theInstr )
assign( Rs_sh, binop(Iop_Shr32, mkexpr(Rs), mkexpr(sh_amt)) );
assign( rb_b5, binop(Iop_And32, mkexpr(Rb), mkU32(1<<5)) );
assign( Ra, IRExpr_Mux0X( unop(Iop_32to8, mkexpr(rb_b5)),
mkU32(0), mkexpr(Rs_sh) ));
mkexpr(Rs_sh), mkU32(0) ));
break;
default: