mirror of
https://github.com/Zenithsiz/ftmemsim-valgrind.git
synced 2026-02-08 04:55:52 +00:00
6107fd666c
side components. (Florian Krohm <britzel@acm.org> and Christian Borntraeger <borntraeger@de.ibm.com>). Fixes #243404. git-svn-id: svn://svn.valgrind.org/valgrind/trunk@11604
64 lines
2.7 KiB
Plaintext
64 lines
2.7 KiB
Plaintext
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(0) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 2, l1: 1(1) l3: 0(0) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(0) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(1) l3: 0(1) diff1: 1 diff3: 1
|
|
cc: 1, l1: 1(1) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 1, l1: 1(1) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(1) l3: 0(1) diff1: 1 diff3: 1
|
|
cc: 0, l1: 0(1) l3: 0(1) diff1: 1 diff3: 1
|
|
cc: 0, l1: 0(1) l3: 0(1) diff1: 1 diff3: 1
|
|
cc: 2, l1: 1(1) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(1) l3: 0(1) diff1: 1 diff3: 1
|
|
cc: 2, l1: 1(1) l3: 1(1) diff1: 0 diff3: 0
|
|
cc: 0, l1: 0(1) l3: 0(1) diff1: 1 diff3: 1
|
|
cc: 1, l1: 0(5) l3: 18(23) diff1: 5 diff3: 5
|
|
cc: 1, l1: 5(5) l3: 23(23) diff1: 0 diff3: 0
|
|
cc: 1, l1: 5(5) l3: 23(23) diff1: 0 diff3: 0
|
|
cc: 2, l1: 4(5) l3: 22(23) diff1: 1 diff3: 1
|
|
cc: 1, l1: 0(5) l3: 18(23) diff1: 5 diff3: 5
|
|
cc: 1, l1: 4(5) l3: 22(23) diff1: 1 diff3: 1
|
|
cc: 2, l1: 5(5) l3: 23(23) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(5) l3: 18(23) diff1: 5 diff3: 5
|
|
cc: 2, l1: 5(5) l3: 23(23) diff1: 0 diff3: 0
|
|
cc: 1, l1: 0(5) l3: 18(23) diff1: 5 diff3: 5
|
|
cc: 2, l1: 18(23) l3: 0(5) diff1: 5 diff3: 5
|
|
cc: 1, l1: 23(23) l3: 5(5) diff1: 0 diff3: 0
|
|
cc: 1, l1: 23(23) l3: 5(5) diff1: 0 diff3: 0
|
|
cc: 2, l1: 22(23) l3: 4(5) diff1: 1 diff3: 1
|
|
cc: 2, l1: 18(23) l3: 0(5) diff1: 5 diff3: 5
|
|
cc: 1, l1: 22(23) l3: 4(5) diff1: 1 diff3: 1
|
|
cc: 2, l1: 23(23) l3: 5(5) diff1: 0 diff3: 0
|
|
cc: 2, l1: 18(23) l3: 0(5) diff1: 5 diff3: 5
|
|
cc: 2, l1: 23(23) l3: 5(5) diff1: 0 diff3: 0
|
|
cc: 2, l1: 18(23) l3: 0(5) diff1: 5 diff3: 5
|
|
cc: 0, l1: 0(10000) l3: 0(100000) diff1: 10000 diff3: 100000
|
|
cc: 2, l1: 0(10000) l3: 90000(100000) diff1: 10000 diff3: 10000
|
|
cc: 2, l1: 0(10000) l3: 90000(100000) diff1: 10000 diff3: 10000
|