mirror of
https://github.com/Zenithsiz/ftmemsim-valgrind.git
synced 2026-02-03 18:13:01 +00:00
Fix the register constraints for the vtvsrwa and mtfprd instructions in test_isa_2_07_part2.c. Update the expected output in none/tests/jm_vec_isa_2_07.stdout.exp.