mirror of
https://github.com/Zenithsiz/ftmemsim-valgrind.git
synced 2026-02-03 18:13:01 +00:00
60d9b410d4
of the L2 cache. This is to accommodate machines with three levels of cache. We still only simulate two levels, the first and the last. git-svn-id: svn://svn.valgrind.org/valgrind/trunk@11404
18 lines
166 B
Plaintext
18 lines
166 B
Plaintext
|
|
|
|
I refs:
|
|
I1 misses:
|
|
LLi misses:
|
|
I1 miss rate:
|
|
LLi miss rate:
|
|
|
|
D refs:
|
|
D1 misses:
|
|
LLd misses:
|
|
D1 miss rate:
|
|
LLd miss rate:
|
|
|
|
LL refs:
|
|
LL misses:
|
|
LL miss rate:
|