zenithsiz/ftmemsim-valgrind
1
0
Fork 0
mirror of https://github.com/Zenithsiz/ftmemsim-valgrind.git synced 2026-02-04 02:18:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Move the decoding of SFENCE out of the SSE only part of disInstr as it

Browse Source 
exists on Athlon's that have MMXEXT support and those don't have SSE state
so won't decode it where it was.

CCMAIL: 85947-done@bugs.kde.org


git-svn-id: svn://svn.valgrind.org/valgrind/trunk@2524
This commit is contained in:
Tom Hughes 2004-07-25 15:43:00 +00:00
parent 8582802cb3
commit e1cc11b7c6
1 changed files with 19 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
coregrind/vg_to_ucode.c
View File

@ -3984,17 +3984,17 @@ static Addr disInstr ( UCodeBlock* cb, Addr eip, Bool* isEnd )
goto decode_success;
}
/* LFENCE/MFENCE/SFENCE -- flush pending operations to memory */
/* LFENCE/MFENCE -- flush pending operations to memory */
if (insn[0] == 0x0F && insn[1] == 0xAE
&& (epartIsReg(insn[2]))
&& (gregOfRM(insn[2]) >= 5 && gregOfRM(insn[2]) <= 7))
&& (gregOfRM(insn[2]) >= 5 && gregOfRM(insn[2]) <= 6))
{
vg_assert(sz == 4);
eip += 3;
uInstr2(cb, SSE3, 0, /* ignore sz for internal ops */
Lit16, (((UShort)0x0F) << 8) | (UShort)0xAE,
Lit16, (UShort)insn[2] );
DIP("sfence\n");
DIP("%sfence\n", gregOfRM(insn[2]) == 5 ? "l" : "m");
goto decode_success;
}
@ -6852,6 +6852,22 @@ static Addr disInstr ( UCodeBlock* cb, Addr eip, Bool* isEnd )
}
break;
case 0xAE: /* SFENCE */
vg_assert(sz == 4);
modrm = getUChar(eip);
if (!epartIsReg(modrm)) {
goto decode_failure;
}
if (gregOfRM(modrm) != 7) {
goto decode_failure;
}
eip += lengthAMode(eip);
uInstr2(cb, SSE3, 0, /* ignore sz for internal ops */
Lit16, (((UShort)0x0F) << 8) | (UShort)0xAE,
Lit16, (UShort)modrm );
DIP("sfence\n");
break;
case 0x71: case 0x72: case 0x73: {
/* (sz==4): PSLL/PSRA/PSRL mmxreg by imm8 */
/* (sz==2): PSLL/PSRA/PSRL xmmreg by imm8 */