zenithsiz/ftmemsim-valgrind
1
0
Fork 0
mirror of https://github.com/Zenithsiz/ftmemsim-valgrind.git synced 2026-02-03 10:05:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Clarified an implementation choice.

Browse Source 
git-svn-id: svn://svn.valgrind.org/valgrind/trunk@10429
This commit is contained in:
Bart Van Assche 2009-07-11 14:35:59 +00:00
parent 6b56e137c9
commit 5f83d3907f
1 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
drd/drd_load_store.c
View File

@ -557,11 +557,14 @@ IRSB* DRD_(instrument)(VgCallbackClosure* const closure,
case Ist_CAS:
if (instrument)
{
/* Just treat this as a read of the location. I believe
this is equivalent to the previous logic, which
observed bus-lock/unlock Ist_MBEs, and ignored all
writes within sections bracketed by bus-lock and
bus-unlock annotations. */
/*
* Treat compare-and-swap as a read. By handling atomic
* instructions as read instructions no data races are reported
* between conflicting atomic operations nor between atomic
* operations and non-atomic reads. Conflicts between atomic
* operations and non-atomic write operations are still reported
* however.
*/
Int dataSize;
IRCAS* cas = st->Ist.CAS.details;
tl_assert(cas->addr != NULL);