zenithsiz/ftmemsim-valgrind
1
0
Fork 0
mirror of https://github.com/Zenithsiz/ftmemsim-valgrind.git synced 2026-02-04 02:18:37 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Reorder allocatable registers for s390x so that the callee saved are listed first.

Browse Source 
Helper calls always trash all caller saved registers. By listing the callee saved
first then VEX register allocator (both v2 and v3) is more likely to pick them
and does not need to spill that much before helper calls.
This commit is contained in:
Ivo Raisr 2017-09-26 09:33:27 +02:00
parent 27e1503bc7
commit 07e286ea30
1 changed files with 14 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
VEX/priv/host_s390_defs.c
View File

@ -397,20 +397,30 @@ getRRegUniverse_S390(void)
fpr_index[i] = -1;
/* Add the registers that are available to the register allocator.
GPRs: registers 1..11 are available
FPRs: registers 0..15 are available
GPRs: registers 6..11 are callee saved, list them first
registers 1..5 are caller saved, list them after
FPRs: registers 8..15 are callee saved, list them first
registers 0..7 are caller saved, list them after
FPR12 - FPR15 are also used as register pairs for 128-bit
floating point operations
*/
ru->allocable_start[HRcInt64] = ru->size;
for (UInt regno = 1; regno <= 11; ++regno) {
for (UInt regno = 6; regno <= 11; ++regno) {
gpr_index[regno] = ru->size;
ru->regs[ru->size++] = s390_hreg_gpr(regno);
}
for (UInt regno = 1; regno <= 5; ++regno) {
gpr_index[regno] = ru->size;
ru->regs[ru->size++] = s390_hreg_gpr(regno);
}
ru->allocable_end[HRcInt64] = ru->size - 1;
ru->allocable_start[HRcFlt64] = ru->size;
for (UInt regno = 0; regno <= 15; ++regno) {
for (UInt regno = 8; regno <= 15; ++regno) {
fpr_index[regno] = ru->size;
ru->regs[ru->size++] = s390_hreg_fpr(regno);
}
for (UInt regno = 0; regno <= 7; ++regno) {
fpr_index[regno] = ru->size;
ru->regs[ru->size++] = s390_hreg_fpr(regno);
}