mirror of
https://github.com/Zenithsiz/ist-pic-report.git
synced 2026-02-03 05:57:12 +00:00
27 lines
2.8 KiB
BibTeX
27 lines
2.8 KiB
BibTeX
@inproceedings{10.1145/3477132.3483550,
|
||
author = {Raybuck, Amanda and Stamler, Tim and Zhang, Wei and Erez, Mattan and Peter, Simon},
|
||
title = {HeMem: Scalable Tiered Memory Management for Big Data Applications and Real NVM},
|
||
year = {2021},
|
||
isbn = {9781450387095},
|
||
publisher = {Association for Computing Machinery},
|
||
address = {New York, NY, USA},
|
||
url = {https://doi.org/10.1145/3477132.3483550},
|
||
doi = {10.1145/3477132.3483550},
|
||
abstract = {High-capacity non-volatile memory (NVM) is a new main memory tier. Tiered DRAM+NVM servers increase total memory capacity by up to 8x, but can diminish memory bandwidth by up to 7x and inflate latency by up to 63\% if not managed well. We study existing hardware and software tiered memory management systems on the recently available Intel Optane DC NVM with big data applications and find that no existing system maximizes application performance on real NVM.Based on our findings, we present HeMem, a tiered main memory management system designed from scratch for commercially available NVM and the big data applications that use it. HeMem manages tiered memory asynchronously, batching and amortizing memory access tracking, migration, and associated TLB synchronization overheads. HeMem monitors application memory use by sampling memory access via CPU events, rather than page tables. This allows HeMem to scale to terabytes of memory, keeping small and ephemeral data structures in fast memory, and allocating scarce, asymmetric NVM bandwidth according to access patterns. Finally, HeMem is flexible by placing per-application memory management policy at user-level. On a system with Intel Optane DC NVM, HeMem outperforms hardware, OS, and PL-based tiered memory management, providing up to 50\% runtime reduction for the GAP graph processing benchmark, 13\% higher throughput for TPC-C on the Silo in-memory database, 16\% lower tail-latency under performance isolation for a key-value store, and up to 10x less NVM wear than the next best solution, without application modification.},
|
||
booktitle = {Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles},
|
||
pages = {392–407},
|
||
numpages = {16},
|
||
keywords = {Scalability, Tiered memory management, Operating system},
|
||
location = {Virtual Event, Germany},
|
||
series = {SOSP '21}
|
||
}
|
||
|
||
@misc{izraelevitz2019basic,
|
||
title = {Basic Performance Measurements of the Intel Optane DC Persistent Memory Module},
|
||
author = {Joseph Izraelevitz and Jian Yang and Lu Zhang and Juno Kim and Xiao Liu and Amirsaman Memaripour and Yun Joon Soh and Zixuan Wang and Yi Xu and Subramanya R. Dulloor and Jishen Zhao and Steven Swanson},
|
||
year = {2019},
|
||
eprint = {1903.05714},
|
||
archiveprefix = {arXiv},
|
||
primaryclass = {cs.DC}
|
||
}
|